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INTRODUCTION
Electrical and dielectric properties of metalsemiconductor (MS) type structures with an insulator, polymer and ferroelectric interlayers are usually different from the ideal case of conventional MS structures especially due to barrier inhomogeneity and variations in the energy dependent surface states (Nss) and concentration of doping atoms as a result of growing interlayer. Therefore, there has been a great effort for enhancing the performance metal-semiconductor (MS) structures by using interfacial materials with high dielectric constant such as TiO2 [1-3] Bi3Ti4O12 (BTO) [4, 5] , BaTiO3 [6] , (graphene-oxide-doped PrBaCoO nanoceramics) [7] , (7% graphene doped-PVA) [8] and (Al2O3/Ga2O3(Gd2O3)) [9] . Among these various interlayer materials, ferroelectrics come forward since not only it provides high dielectric constant but also it is suitable for photodiode and non-volatile memory applications [10] . These device applications mostly utilize metal-ferroelectric-semiconductor (MFS) structures therefore the study of metal-ferroelectricsemiconductor (MFS) structures is important. During admittance measurements, MFS structures behave like a series combination of typical parallel plate capacitors in the high frequency limit. Therefore, charge storage ability of the capacitor also depends on the dielectric constant of the ferroelectric material. Therefore, the capacitance is given by ε'εoA/d where ε' is dielectric constant, εo is permittivity of vacuum, A is capacitor area and d is the thickness of interfacial layer. Modifying the capacitance through changing the values of A and d is limited due to high space coverage and operating voltage in electronic devices [9, 11] , on the other hand charge storage ability of the capacitor is enhanced by using materials with high dielectric constant. It must also be noted that surface states (Nss) with energies that correspond to forbidden band gap are formed in a way that they are in equilibrium with the semiconductor [12] [13] [14] [15] . Nevertheless, the effect of Nss is minimized by performing the admittance measurements at high frequencies. When the thickness of interfacial ferroelectric layer is small, the device behaves like a typical Schottky barrier diode which could be utilized as photodiode, solar cell, and alike. However, when the thickness is sufficiently large, it becomes difficult for the charges on metal and semiconductor to exchange, hence the charge storage feature of the MFS structure comes forward, and therefore MFS structure basically behaves like a MFS capacitor which could be utilized in ferroelectric field effect transistors [16] [17] [18] [19] . Like the other kinds of MS structures with various interlayer materials, the *Sorumlu Yazar (Corresponding Author) e-posta : pdurmuz@gazi.edu.tr performance and reliability of a MFS structure are dependent of various factors/parameters such as the interfacial layer thickness, its homogeneity and dielectric constant, the process of surface preparation or fabrication procesess, doping concentration of donor or acceptor atoms (ND or NA), barrier formation at M/S interface and its homogeneity, density of Nss or dislocations at interlayer/semiconductor interface, series resistance (Rs) of device, as well as measurement conditions such frequency of a.c. signal, applied bias voltage and device temperature [20] [21] [22] [23] [24] . The aim of this study is to investigate the effects of frequency and applied bias voltage on the dielectric properties, electric modulus and electrical conductivity of Au/Bi4Ti3O12/n-Si (MFS) capacitors. For this purpose, admittance measurements were carried out in wide frequency (1 kHz-5 MHz) and bias voltage (±4V) ranges at room temperature. Obtained capacitance (C) and conductance (G) data were utilized for calculating dielectric, electric modulus and electrical conductivity parameters. Dependence of these parameters on frequency and bias voltage was clear. The bias voltage dependence was explained by the effects of Rs, Nss and interfacial BTO layer whereas the frequency dependence was explained by Maxwell-Wagner polarization.
EXPERIMENTAL DETAILS
Au/Bi4Ti3O12/n-Si (MFS) capacitor was fabricated using phosphor doped single crystal Si wafer with diameter of 3 inches, orientation of (111) and thickness of ~300 µm. Before the fabrication, n-Si wafer was cleaned in a mixture of a peroxide-ammoniac solution and then in H2O+HCl solution for 10 min and then it was thoroughly rinsed in deionized-water with 18 MΩ cm resistivity in an using an ultrasonic bath for 15 minutes. After the cleaning process, the wafer was immediately taken into thermal evaporator in which highly pure (99.999%) Au metal was evaporated onto the whole back side of n-Si wafer at 10 -6 Torr. Thus, 200 nm gold layer was grown on the wafer. However it needed to be annealed at 450 °C for 5 min in N2 atmosphere to get an ohmic contact with low resistivity by sintering the Au layer. After the formation of ohmic contact, Bi4Ti3O12 ferroelectric interfacial layer was deposited on the front side of n-Si wafer by RF magnetron sputtering using a hot compacting of Bi4Ti3O12 powder of a stoichiometric composition as a target material. The mixture of argon (Ar) and oxygen (O2) was used as working medium and the substrate was kept at 650 o C. Thickness of the deposited BTO layer was measured with Veeco Dektak 6 M thickness profilometer as 540 nm. Finally, circleshaped pure Au (99.999%) front contacts with diameter of 1 mm were deposited through same thermal evaporation system and conditions. Thus, 200 nm gold layer was grown on BTO layer so that the fabrication of MFS capacitor is completed. In order to perform admittance measurements, the fabricated Au/Bi4Ti3O12/n-Si (MFS) capacitor was mounted on a copper holder with the help of silver dag and later the electrical contact with one of the front contacts was ensured by the use of thin silver coated Cu wires with the help of silver paste. C-V-f and G/ω-V-f data was obtained by using a HP4192A LF impedance analyzer between -4 V and +4 V at room temperature. During the measurements, the MFS capacitor was applied with a small a.c. test signal of 40 mVrms in a wide frequency range of 1 kHz and 5 MHz. All measurements were carried out with the help of a microcomputer through an IEEE-488 ac/dc converter card.
RESULT AND DISCUSSION
Admittance spectroscopy has proven to be an efficient tool for characterizing electrical parameters such as traps, series resistance, doping concentration, barrier height, depletion width and dielectric parameters of Schottky barrier diodes (SBDs) and capacitors of the similar heterostructure. For this purpose, admittance measurements were held in a wide frequency and/or temperature range. Figure 1 (a) and (b) show C-V and G/ω-V plots of Au/Bi4Ti3O12/n-Si capacitor, respectively. These plots clearly exhibit inversion, depletion and accumulation regions just like a typical SBD. There is a peak behavior just after the depletion region for C-V curves at low frequencies and then the capacitance value drops rapidly particularly for the data measured at 1 kHz. Such peak behavior is common for the structures that has interfacial layer of insulator type. On the other hand, the decrease after the peak is stronger at low frequencies because of Rs of the capacitor. Another reason of peak behavior at low frequencies is due to the effect of Nss because excess capacitance and conductance is yielded for admittance data measured at low frequencies. This effect also shows itself in G/ω-V plots such that higher conductance values are obtained at low frequencies due to the contribution of excess conductance formed by Nss. The effects of Rs and Nss on capacitance and conductance is important since dielectric parameters are calculated using the measured capacitance and conductance values. This is also because the applied bias on the semiconductor device is shared by Rs, Nss and interfacial layer. However, while the value of Rs on the C-V and G/w-V is effective only the accumulation region, surface states (Nss) are effective both in inversion and depletion regions. When the life time of surface states is lower than the period (T), the charges at surface states can easily follow the external ac signal and yield an excess capacitance and conductance to their measured value. Therefore, this effect becomes more effective in the low and intermediate frequency regions (T=1/f) and at enough high frequencies (f≥500 kHz) the effect of Nss can be neglegted low. Because, the life time of surface states () at high frequencies becomes higher than T. Nicollian ) such that the experimental value can be extracted from the slope of C -2 -V curves [4] . Figure 2 shows frequency dependence of Nss and Rs of Au/Bi4Ti3O12/n-Si capacitor. As previously discussed, Nss values decrease with increasing frequency. As the frequency of a.c. signal is increased, period of the signal gets smaller and after some point it becomes smaller than the time constant of interface states. Therefore, interface states cannot follow the a.c. signal and contribution of excess capacitance is minimized. Rs values also decrease with increasing frequency in consistency with the increasing conductance values with increasing frequency. It is well known that permittivity (ε*) consists of real and imaginary parts such that it is equal to ε'-iε" where ε' is a measure of the capacitor's ability to store charge and ε" is associated with the energy dissipation, and they are referred as dielectric constant and dielectric loss, respectively. These parameters are calculated on the basis that fabricated MFS device is literally a combination of parallel plate capacitor, thus dielectric constant and dielectric loss are obtained by using the following equations frequency dependent plots of dielectric constant of Au/Bi4Ti3O12/n-Si (MFS) capacitor is given in Figure 3 (a) and (b) respectively. Similarly, bias voltage and frequency dependent plots of dielectric loss of the MFS capacitor are given in Figure 4 (a) and (b), respectively.
Voltage dependence of these dielectric parameters resembles to that of admittance data. Therefore similar peak behavior is observed at low frequencies due to high values of Rs and Nss. In Figure 3 (b) and Figure 4 (b), it is clear that ε' and ε" decrease with increasing frequency. ε' also shows strength of polarization in the studied material. It is well known that polarization is comprised of interfacial polarization, dipolar polarization, ionic polarization and electronic polarization. Last three polarization types exist in the whole frequency range of a.c. signal of applied to the MFS capacitor. However, contribution of interfacial polarization, which is also called as Maxwell-Wagner polarization, to total polarization disappears as the frequency goes up to MHz level. Therefore, we observe a gradual decrease in ε' values with increasing frequency. On the other hand, there is a rapid decrease for ε" values with no sign of relaxation. Nevertheless, it might be masked due to conductivity of the MFS capacitor, hence dielectric properties of Au/Bi4Ti3O12/n-Si (MFS) capacitor are further explored using electric modulus (M*) approach. The relation between permittivity and electric modulus is that the latter is reciprocal of the former, i.e. M*=1/ε* [1,2, 3, 5, 7, 8] , therefore real and imaginary parts of electric modulus are calculated using the following equation; It is seen that σac-f plots increase gradually up to 0.1 MHz, then they increase rapidly. The increase in σac with increasing frequency leads to an increase in eddy current and this is consistent with the decreasing strength of series resistance with frequency ( Figure 2 Figure 7 (b) shows σac-dσac/dlnω plot whose yintercept corresponds to σdc. Thus, σdc of the MFS capacitor was extracted as 4.1x10 -7 S/cm. This value might look small, however it is reasonable considering the thickness of BTO interlayer.
CONCLUSION
The fabricated Au/Bi4Ti3O12/n-Si MFS capacitor yielded high values of capacitance and conductance particularly at low frequencies. This was explained by the excess capacitance and conductance due to interface states.
Interface states and series resistance were the reasons of peak behavior in C-V and G/ω-V plots. When these two parameters were calculated, it was seen that they decrease with increasing frequency. Similar effect was also seen in dielectric constant and dielectric loss such that they decrease as the frequency is increased because interface states can no longer follow a.c. signal since lifetime of traps is larger than inverse of angular frequency. Dielectric constant at 1 kHz is around 20s in the high accumulation region. Modulus formalism was utilized to explore relaxation behavior of the capacitor and it was found that relaxation occurs around ~70 kHz. Moreover, investigation of a.c. conductivity in the low frequency region revealed a d.c. conductivity value of 4.1x10 -7 S/cm. Overall, the usage of BTO interfacial layer is preferable due to high value of dielectric constant because it allows storing more energy and enchance capacitor's ability.
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